Regviz

Espressif Systems /ESP32-P4 /UHCI0 /INT_ENA

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_ENA

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-P4/UHCI0/INT_ENA#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RX_START_INT_ENA)RX_START_INT_ENA 0 (TX_START_INT_ENA)TX_START_INT_ENA 0 (RX_HUNG_INT_ENA)RX_HUNG_INT_ENA 0 (TX_HUNG_INT_ENA)TX_HUNG_INT_ENA 0 (SEND_S_REG_Q_INT_ENA)SEND_S_REG_Q_INT_ENA 0 (SEND_A_REG_Q_INT_ENA)SEND_A_REG_Q_INT_ENA 0 (OUTLINK_EOF_ERR_INT_ENA)OUTLINK_EOF_ERR_INT_ENA 0 (APP_CTRL0_INT_ENA)APP_CTRL0_INT_ENA 0 (APP_CTRL1_INT_ENA)APP_CTRL1_INT_ENA

Description

UHCI Interrupt Enable Register

Fields

RX_START_INT_ENA

Set this bit to enable the interrupt of UHCI_RX_START_INT.
TX_START_INT_ENA

Set this bit to enable the interrupt of UHCI_TX_START_INT.
RX_HUNG_INT_ENA

Set this bit to enable the interrupt of UHCI_RX_HUNG_INT.
TX_HUNG_INT_ENA

Set this bit to enable the interrupt of UHCI_TX_HUNG_INT.
SEND_S_REG_Q_INT_ENA

Set this bit to enable the interrupt of UHCI_SEND_S_REG_Q_INT.
SEND_A_REG_Q_INT_ENA

Set this bit to enable the interrupt of UHCI_SEND_A_REG_Q_INT.
OUTLINK_EOF_ERR_INT_ENA

Set this bit to enable the interrupt of UHCI_OUT_EOF_INT.
APP_CTRL0_INT_ENA

Set this bit to enable the interrupt of UHCI_APP_CTRL0_INT.
APP_CTRL1_INT_ENA

Set this bit to enable the interrupt of UHCI_APP_CTRL1_INT.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data